

TOKYO ELECTRON LTD.

SPECIFICATION

TO ALL WHOM IT MAY CONCERN:

BE IT KNOWN THAT WE, Harunobu Nakagawa, a citizen of Japan residing at Kawasaki, Japan and Yasushi Oka, a citizen of Japan residing at Kawasaki, Japan have invented certain new and useful improvements in

SEMICONDUCTOR MEMORY DEVICE WITH SHORTER SIGNAL LINES

of which the following is a specification : -

TITLE OF THE INVENTION

SEMICONDUCTOR MEMORY DEVICE WITH SHORTER
SIGNAL LINES

5 BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention generally relates to semiconductor memory devices, and particularly relates to a page-mode memory device that allows a plurality of pages to be accessed at high speed.

10 2. Description of the Related Art

Page-mode memory devices allow high-speed data write/read operation to be performed with respect to a memory cell array. In page-mode memory devices, data is read from a plurality of pages at once to be stored in the sense amplifiers, and an address is provided from an exterior of the device to specify a page, thereby reading the data of the specified page at high speed. As long as the specified page is one of the plurality of pages that have been read at once, all that is required is to read data from the sense amplifiers, and there is no need to read data by accessing the memory cell array each time a page is specified. This shortens a time period from the address input to the data output, thereby achieving high-speed data read operation.

Fig.1 is an illustrative drawing showing a configuration of a related-art page-mode memory.

A memory cell array 10 is divided into four pages Page0 through Page3, and each page is further divided into portions corresponding to respective input/output terminals. For example, an input/output terminal I/O0 is coupled to a corresponding portion of each memory cell array through a corresponding input/output buffer 11 and a corresponding sense amplifier 12. The same applies in the case of other input/output terminals. In

this manner, each input/output terminal is coupled to all of these four pages Page0 through Page3.

At the time of data read operation, data of all the pages Page0 through Page 3 are read and
5 stored in the sense amplifiers 12. Thereafter, switches 13 for a selected page is switched on to supply the data of the selected page to an exterior of the memory device.

At the time of data write operation, all
10 input/output terminals that correspond to a selected address are treated as one unit, and data is provided to perform write operation.

In the configuration of Fig.1, the input/output buffers 11 are connected to the
15 corresponding sense amplifiers 12 via signal lines 14. Since each input/output terminal needs to be coupled to all the pages, the signal lines 14 tend to extend a long distance in commensurate with the spatial extension of the memory cell array
20 corresponding to the four pages Page0 through Page3.

Accordingly, wire resistance and capacitance of the signal lines 14 tend to be great, resulting in long signal delays. This causes a decrease in data write/read operation speed,
25 hindering an effort toward the higher operation speed of memory chips.

Accordingly, there is a need for a semiconductor memory device that can achieve high-speed operation by reducing wire resistance and
30 capacitance of signal lines associated with the input/output section of the memory device.

SUMMARY OF THE INVENTION

It is a general object of the present
35 invention to provide a semiconductor memory device that substantially obviates one or more of the problems caused by the limitations and disadvantages

of the related art.

Features and advantages of the present invention will be set forth in the description which follows, and in part will become apparent from the 5 description and the accompanying drawings, or may be learned by practice of the invention according to the teachings provided in the description. Objects as well as other features and advantages of the present invention will be realized and attained by a 10 semiconductor memory device particularly pointed out in the specification in such full, clear, concise, and exact terms as to enable a person having ordinary skill in the art to practice the invention.

To achieve these and other advantages and 15 in accordance with the purpose of the invention, as embodied and broadly described herein, the invention provides a semiconductor memory device including a plurality of input/output terminals, a memory cell array which are divided into blocks respectively 20 corresponding to the input/output terminals such that only one of the blocks corresponds to a given one of the input/output terminals, sense amplifiers, which are connected to the blocks at a side thereof, and amplify data of the memory cell array, switches 25 which are respectively connected to the sense amplifiers, and signal lines, which connect the sense amplifiers to a corresponding one of the input/output terminals via the switches.

According to the present invention as 30 described above, a given input/output terminal is coupled to only one block of the memory cell array where this one block corresponds to this input/output terminal, so that the signal lines connecting the input/output terminal to the sense 35 amplifiers suffice if they have a line length substantially comparable to the spatial extension of the block. In other words, the signal lines

connecting the input/output terminal to the sense amplifiers only need to be coupled to the sense amplifiers corresponding to the plurality of pages, so that a length of the signal lines are sufficient
5 if it is comparable to the spatial extension of these sense amplifiers arranged adjacent to one another. Accordingly, the semiconductor memory device of the present invention can achieve high-speed operation by reducing wire resistance and
10 capacitance of the signal lines associated with the input/output section of the device.

According to another aspect of the present invention, a semiconductor memory device includes an electrically rewritable nonvolatile memory cell array which include a plurality of I/O portions, which are grouped into a plurality of I/O sets, word lines provided separately for respective ones of the I/O sets, and word-line drivers provided separately for the respective ones of the I/O sets, wherein the
15 word lines are activated in all the I/O sets during a read operation, and are activated in at least one but not all of the I/O sets during a write operation.
20

The present invention described above reduces a stress that is applied to the gates of
25 memory cells during write operation when the word lines are activated to a high potential. This helps to improve reliability of the data.

BRIEF DESCRIPTION OF THE DRAWINGS

30 Fig.1 is an illustrative drawing showing a configuration of a related-art page-mode memory;

Fig.2 is an illustrative drawing showing a configuration of a semiconductor memory device according to the present invention;

35 Fig.3 is an illustrative drawing showing a unit of data erasure when the configuration of Fig.2 is applied to a flash memory;

Fig.4 is a block diagram of a semiconductor memory device according to the present invention;

5 Fig.5 is a circuit diagram partially showing a detailed configuration of a memory cell array and Y-selection gates;

10 Fig.6 is a block diagram of a configuration that erases data by a unit of more than one block in the flash memory of the present invention;

Fig.7 is a block diagram of a configuration that writes data in the flash memory of the present invention;

15 Fig.8 is a timing chart showing a related-art data-write operation; and

Fig.9 shows timings of write operation according to an embodiment of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

20 In the following, embodiments of the present invention will be described with reference to the accompanying drawings.

25 Fig.2 is an illustrative drawing showing a configuration of a semiconductor memory device according to the present invention.

30 In the semiconductor memory device of Fig.2, a memory cell array 20 is divided into a plurality of blocks corresponding to respective input/output terminals, and each block is divided into a plurality of pages. In the example of Fig.2, the number of pages is four, and each block is divided into pages Page0 through Page3. Hereinafter, the term "block" refers to a block that corresponds to an input/output terminal, unless a contrary 35 description is provided.

For example, an input/output terminal I/O0 is coupled to portions of all the pages provided in

the corresponding block through a corresponding input/output buffer 21 and corresponding sense amplifiers 22. The same applies in the case of other input/output terminals. In this manner, each 5 input/output terminal is coupled to all the four pages Page0 through Page3 provided within the corresponding block.

At the time of data read operation, data of all the pages Page0 through Page 3 are read and 10 stored in the sense amplifiers 22. Thereafter, switches 23 for a selected page is switched on to supply the data of the selected page to an exterior of the memory device.

In the configuration of Fig.2, signal 15 lines 24 need to connect a given input/output terminal to only a corresponding block of the memory cell array 20, so that it is sufficient to have the signal lines 24 of a length corresponding to the spatial extension of the block. In comparison with 20 the configuration of Fig.1, therefore, the length of the signal lines can be significantly shortened, thereby reducing wire resistance and capacitance of the signal lines. Accordingly, the semiconductor memory device of the present invention can achieve 25 high-speed operation by reducing wire resistance and capacitance of the signal lines associated with the input/output section of the device.

Fig.3 is an illustrative drawing showing a unit of data erasure when the configuration of Fig.2 30 is applied to a flash memory.

In the conventional configuration as shown in Fig.1, data is erased by the unit of one page. Namely, the pages Page0 through Page 3 are deleted one after another, so that all the pages are deleted after four erasure operations. In the configuration 35 of Fig.2, however, four blocks are erased at once as a unit of erasure, so that four blocks after four

blocks are erased successively. All the blocks are deleted after four erasure operations. Details of this erasure operation will be described later.

Fig.4 is a block diagram of a
5 semiconductor memory device according to the present invention. In the following, an embodiment will be described with reference to an example using a flash
memory. The present invention, however, is not
limited to use of a flash memory as far as a layout
10 of signal lines as shown in Fig.2 is concerned. In
Fig.4, the same elements as those of Fig.2 will be
referred to by the same numerals.

In Fig.4, the memory cell array 20 is
coupled to the sense amplifiers 22 through Y-
15 selection gates 30. The sense amplifiers 22 are
connected to the input/output buffers 21 via NMOS
transistors 23 that function as switches.

At the time of data read operation, data
of a selected address are read from each page of the
20 memory cell array 20, and are stored in the sense
amplifiers 22. One of the switch signals PA0
through PA3 is turned into HIGH so as to make
corresponding NMOS transistors 23 conductive. As a
result, one of every four sense amplifiers 22 is
25 selected where every four sense amplifiers 22 form a
set that corresponds to four pages. Data of the
selected sense amplifiers 22 are supplied to the
exterior of the device through the input/output
buffers 21.

The signal lines 24 that connect the
30 input/output buffers 21 to the sense amplifiers 22
serve their purpose if they have wire extension
corresponding to the spatial extension of one set of
sense amplifiers 22. This is because the signal
35 lines 24 are necessary only to connect a given
input/output buffer 21 to a corresponding set of
four sense amplifiers 22 that correspond to the four

pages Page0 through Page3. In this manner, the present invention can achieve high-operation speed by reducing wire resistance and capacitance of the signal lines associated with the input/output of the 5 device.

Fig.5 is a circuit diagram partially showing a detailed configuration of the memory cell array 20 and the Y-selection gates 30.

In Fig.5, the memory cell array 20 10 includes memory cells MC, word lines WL0 through WL512, source lines 41, and bit lines 42. When one of the word lines WL0 through WL512 is selectively activated, data corresponding to program/erase statuses of the memory cells MC appear on the bit 15 lines 42. Namely, when a given memory cell MC is in the erased status, a corresponding bit line 42 is coupled to a source line 41 via this memory cell MC, so that the potential of the bit line 42 falls to the ground potential. When the given memory cell MC 20 is in the programmed status, the bit line 42 is not coupled to the source line 41, and is raised to the HIGH potential by the sense amplifier 22.

The data appearing on the bit lines 42 are subjected to a selection process by the Y-selection 25 gates 30. The Y-selection gates 30 include a plurality of NMOS transistors 31. The NMOS transistors 31 receive at the gates thereof address signals YD0-0 through YD2-1. By making proper settings to the address signals, some of the NMOS 30 transistors 31 are made conductive, thereby selecting one of the bit lines 42. The selected one of the bit lines 42 is thus coupled to the sense amplifier 22.

When data is to be erased, the source 35 lines 41 are set equal to a high potential such as 5 V, and the gate potential (the potential of the word lines) is set equal to a low potential such as -9 V.

These potential conditions erase the data of the memory cells MC.

What is shown in Fig.5 is a configuration corresponding to one page and one sense amplifier 22.

5 If there are four pages in total, the configuration of Fig.5 is provided as many as four with respect to each input/output buffer.

Fig.6 is a block diagram of a configuration that erases data by a unit of more
10 than one block in the flash memory of the embodiment
of the present invention.

As shown in Fig.6, the memory cell array
20 is divided into $4n$ local erase blocks B₀₀ through
15 B_{n3} for control purposes during the memory erasure
operation. Here, one local erase block corresponds
to one unit of data erasure shown in Fig.3.

An address buffer 53 is a buffer that stores therein an address for specifying a row and a column of a local erase block that is to be erased.
20 An erasure control circuit 52 controls erasure operation performed on the local erase block, which is specified by the address stored in the address buffer 53. An erasure circuit 51 carries out actual erasure operation on the local erase block under the control of the erasure control circuit 52. A sense amplifier control circuit 54 controls operation of the sense amplifiers 22, and is not directly involved in the erasure of the memory cell array 20.

Each local erase block includes a plurality of I/O blocks (i.e., blocks as shown in Fig.2 that correspond to respective I/Os), so that erasure of these I/O blocks is carried out at once as one erasure operation. In flash memories, voltages necessary for erasure operation are internally generated by pump circuits within the memory device. If an area of the memory cell array 20 that is to be erased becomes too large, the

amount of electrical current needed for the erasure operation may exceed the capacity of the pump circuits. Because of this, erasure operation is performed unit by unit where the unit has a proper size commensurate with the capacity of the pump circuits. In the example of Fig.6, the unit of erasure operation is one local erase block.

For data erasure, the local erase blocks are erased one after another. For example, a series of erasure operations may erase the local erase blocks B00 through B03. In this case, the local erase block B00 is erased first, and, then, the local erase block B01 is erased by incrementing a column address by one, followed by erasing the local erase block B02, and then erasing the local erase block B03 at the end.

In this manner, all the pages Page0 through Page3 are erased with respect to all the input/output terminals (I/O0 through I/O15 shown in Fig.4).

In the case of data write operation, the bit lines are set equal to a high potential such as 6 V, and the gate potential (i.e., the potential of the word lines) is set equal to a high potential such as 9 V.

In the related art, any given page block is provided with all the I/O portions as shown in Fig.1, so that write operation needs to be performed to all the pages. Since actual write operation is carried out separately for each I/O on the I/O-specific basis, a word line of each page is kept in the selected high potential state until the entire write operation for all the I/O portions is completed. This results in a stress being applied to the gates of memory cells, which may affect the data. Fig.8 is a timing chart showing a related-art data-write operation. A PGMS signal is HIGH during

the write operation. A program verify operation PGMV for checking the condition of programmed data is performed, and, then, a program operation PGM is carried out if programming is necessary. During 5 this time, the word line WL is activated to a high potential as shown in the figure.

Fig.7 is a block diagram of a configuration that writes data in the flash memory of the embodiment of the present invention. In 10 Fig.7, the same elements as those of Fig.6 are referred to by the same numerals, and a description thereof will be omitted.

A write control circuit 56 controls write operation performed on local blocks B00 through B03, 15 which are specified by the address stored in the address buffer 53. A write circuit 55 carries out actual write operation (i.e., program operation) on the local blocks under the control of the write control circuit 56.

In the configuration of Fig.7 according to 20 the embodiment of the present invention, write operation is performed by the unit of one local block, i.e., by treating a plurality of I/O portions as one unit. Since each local block is provided 25 with a separate driver Xdec for controlling word lines, only a word line WL0 for a local block selected for write operation, for example, the local block B00, may be activated to a high potential while word lines WL1 through WL3 of other local 30 blocks are kept at the ground potential VSS. This reduces a stress applied to the gates of memory cells.

Fig.9 shows timings of the write operation according to the embodiment of the present invention.

35 A PGMS signal is HIGH during the write operation. A program verify operation PGMV for checking the condition of programmed data is

performed, and, then, a program operation PGM0 is carried out if programming is necessary. During this time, the word line WL0 is activated to a high potential as shown in the figure. By the same token, 5 program operations PGM1 through PGM3 are successively performed while the word lines WL1 through WL3 are activated one after another.

Further, the present invention is not limited to these embodiments, but various variations 10 and modifications may be made without departing from the scope of the present invention.

The present application is based on Japanese priority application No. 2000-229690 filed on July 28, 2000, with the Japanese Patent Office, 15 the entire contents of which are hereby incorporated by reference.